Introduction
The AlGaN/GaN HEMT has shown to be a very promising candidate for high output power and high frequency applications. One obstacle in this technology has been reliability, partly owing to the lattice mismatch between AlGaN and GaN. InAlN on the other hand can be grown lattice matched to GaN at an In content of about 17 %. Commonly a thin AlN exclusion layer is used at the InAlN/GaN interface to decrease scattering caused by interface roughness and alloy disorder, thereby increasing the mobility [1] . The strong spontaneous polarization in this material implies a larger amount of electrons in the channel for a given thickness, as compared to AlGaN/GaN heterostructures. Conversely, it can produce the same amount of electrons as a conventional AlGaN/GaN heterostructure, but with a thinner barrier layer. Hence the material is of interest for both high-power [2] and high frequency applications.
Ohmic contacts are an essential part of a microwave transistor. Apart from a low contact resistance a smooth surface morphology is important for the detection of alignment marks and scaling of the drain/source-gate distance. It has been demonstrated previously that Ta/Al/Ta metallization can produce low-resistive ohmic contacts to AlGaN/GaN when annealed at the comparatively very low temperature of 550 °C [3] . In this study we show that also InAlN/AlN/GaN HEMTs may be fabricated with Ta-based ohmic contacts. This resulted in a low contact resistance and a very smooth surface morphology. The devices were downscaled laterally and vertically in order to promote high-frequency performance. Measurements including DC, pulsed IV, RF, and load-pull at 31 and 40 GHz were performed before and after deposition of the passivation layer.
Fabrication
The InAlN/AlN/GaN heterostructure was grown by low pressure metal-organic chemical vapor deposition (MOCVD) on 3 inch SiC substrate using a close coupled multiwafer reactor. Trimethyl gallium (TMGa), trimethyl indium (TMIn), and trimethyl aluminium (TMAl) were used as group III precursors and ammonia (NH 3 ) as group V precursor. The heterostructure consisted of a 100 nm high temperature AlN nucleation layer, a high resistive 1.6 µm GaN buffer layer followed by a 2 nm thick www.pss-c.com
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AlN interlayer and a 6 nm undoped InAlN layer with In content of 18.8 %. At this In content, InAlN grown on GaN is nearly lattice matched. Details on the growth of nearly lattice matched InAlN/AlN/GaN HEMT structures may be found in [4] .
Devices with a gate width of 2 x 50 µm and a gate length of 50 nm were processed. Processing started with the formation of mesas in a Cl 2 /Ar plasma. Ohmic contacts separated by 1 µm were defined by e-beam lithography (EBL). The contact metallization consisted of a Ta/Al/Ta stack which was annealed at 550 °C in N 2 ambient. Ni/Au gates, defined with EBL using a ZEP520/UV5 resist stack [5] , were centered in the drain-source opening. Definition of contact electrodes was done by optical lithography followed by deposition of Ti/Au. Finally a 250 nm thick SiN passivation layer was deposited at 340 °C by PECVD. 
Results and discussion
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-1 ·s -1 . This resulted in an overall decrease in the sheet resistance from 270 to 239 Ω/□. Despite the fairly thin barrier the device suffered from short channel effects, making it hard to pinch the device at high drain voltages and causing high output conductance. This phenomenon was enhanced after passivation, likely due to the increased number of electrons in the channel. The gate leakage increased by several orders of magnitude after passivation, Fig. 4 , but was still reasonably low for a GaN HEMT (<1 mA/mm). Noteworthy, the gate leakage prior to passivation was extremely low, especially considering that InAlN/AlN/GaN HEMTs are known to have problems with gate leakage. Many groups have therefore investigated MOS HEMTs as a method of suppressing gate leakage currents [6] [7] [8] [9] . One plausible reason for the overall low gate leakage is a native oxide at the InAlN surface. The increased gate leakage after passivation may have been due to a conductive path at the InAlN/SiN interface. It is also possible that the low gate leakage prior to passivation was a result from filled surface states near the gate, depleting the channel and thereby increasing the tunneling distance. This effect would then have been mitigated by the passivation layer. The presence of filled traps in the near-gate region for a negative gate bias was confirmed by pulsed IV results. The measurements were performed by applying different quiescent bias voltages (V gsq , V dsq ) and thereafter pulsing to drain biases up to 9 V while the gate bias was kept cont- stant a 0 V. The pulses had a duration of 0.5 µs and were separated by 1 ms. For the unpassivated sample a large discrepancy between the output currents I -10,10 (pulsed from (-10, 10) V) and I 0,0 (pulsed from (0, 0) V) was observed, Fig. 5 . This is an indication of lag effects, caused by trapped electrons at the surface and/or in the bulk. Both the on-resistance and the current in the saturated region were improved after passivation. This suggests that the majority of the electrons causing dispersive behaviour were trapped at the surface. The slump ratio, defined as I -10,10 / I 0,0 pulsed at V ds = 3 V improved from 12 % to 78 %. RF measurements were performed in the 0.1 to 110 GHz range. Prior to passivation the extrinsic values of f T and f max were 90 and 207 GHz, respectively, Fig. 6a . These values were obtained by extrapolation at -20 dB/decade. f max decreased considerably after passivation to 140 GHz, whereas f T remained unchanged, Fig. 6b . The drop in f max was associated with the increase in output conductance after passivation. InAlN/AlN/GaN HEMTs have previously shown to deliver output powers up to 5.8 W/mm at 35 GHz [10] . In this study CW load-pull measurements were performed using a Maury system with tunable source-and load impedances. The output power was measured at 3dB gain compression, or at the maximum available input power if the 3 dB compression point was not reached. The maximum available input power was limited to 35 dBm minus the losses in the setup and reflections the inputs of the tuners.
At 31 GHz the passivated HEMT delivered a maximum output power of 4.1 W/mm and a drain efficiency of 27%, Fig. 7 . The unpassivated HEMT delivered 1.7 W/mm and a drain efficiency of 19% at the same frequency. At 40 GHz the passivated and unpassivated HEMT exhibited output powers of 3.5 and 1.5 W/mm and drain efficiencies of 21 and 16%, respectively. The output power scaled with the drain bias in class A operation, Fig. 8 . 4 Conclusion An InAlN/AlN/GaN HEMT with Tabased ohmic contacts and SiN passivation deposited by PECVD was demonstrated. The ohmic contact process yielded a contact resistance of 0.64 Ωmm and a very smooth contact surface. The passivation layer effectively decreased lag effects and increased the amount of electrons in the channel. Consequently the output power increased; the maximum output power at 31 GHz was 4.1 W/mm. On the negative side the gate current increased and a considerable reduction of f max was observed. Nevertheless the passivated device exhibited an extrinsic f T and f max of 90 and 140 GHz, respectively.
